AS.

of all of its WCs 462 and RCs 464; and for each entry of the WCs 462 and RCs 464, the IO7 400 relinquishes ownership of each entry. –

On page 13, the first full paragraph:

A6

-- For each of its TLBs 466, the IO7 400 preferably includes a translation invalidate all (TBIA) register. If the TBIA register contains any value, including all zeros, the IO7 400 preferably responds by flushing the contents of the respective TLB 466. Accordingly, as part of the hot swapping of an EV7 processor 202, the user also writes any value to each TBIA register of the affected IO7 400. In response, the IO7 400 invalidates the contents of all of its TLB's and relinquishes ownership of each TLB entry. --

## **REMARKS**

The above changes are corrections of errors that were detected after the application was signed by the inventors. This application was "carved out" of a large provisional application, and some of the corrections made by this preliminary amendment reflect this "carving out." However, these differences are of typographical nature and/or use of more precise words, but do not introduce new matter or affect enablement or the claims.

Please charge any additional fee occasioned by this paper to our Deposit Account No. 03-1237.

Respectively submitted,

Edwin H. Paul, Reg. No. 31,405 Cesari and McKenna, LLP 88 Black Falcon Ave. Boston, MA 02210-2414

Edwin H. Paul

(617) 951-2500

## MARK-UP PAGES FOR THE AUGUST 30, 2001, AMENDMENT TO U.S. PATENT APPLICATION FILED HEREWITH

On page 3, the first full paragraph:

-- The present invention provides a method for programmably allocating system resources to accommodate I/O transactions at I/O ports of a multiprocessor computer system. The inventive method determines the number and type of transactions anticipated at a port, the number and type of devices being serviced via the port, a criteria for the transactions at the port with respect to the number and type of transactions and devices [device], and assigns the system resources to the port with respect to the criteria. In preferred embodiments the criteria may include, among other parameters, increasing system operating speeds, reducing latency, or ensuring that some devices, even low priority devices, are serviced, slowing the system to allow debugging and other such servicing, ensuring proper communications credits, and supporting hot swapping of processor and module assemblies. --

On page 9, the second paragraph:

-- In particular, for each port P0-P3 of the IO7 there is a POx\_CTRL control register 800 of Fig. 7 having a plurality of fields. Figs. 11A-C are a detailed preferred format of a the POx\_CTRL control register 1500. A POx\_CTRL control register 800 is preferably disposed at each port P0-P3 of the IO7 and is written or set-up [read] during initialization of the IO7. It may also be written or set-up [read] during operation of the IO7. As shown, the POx\_CTRL control register format 1500 is organized into a plurality of fields. An RM\_TYPE field 1502 (Fig. 10C) is preferably used, at least in part, to con-

trol a novel pre-fetch algorithm, which is disclosed in a co-pending patent serial no.\_\_\_\_\_\_\_, entitled, Adaptive Data Prefetch Prediction Algorithm, filed \_\_\_\_\_\_\_. Which application is hereby incorporated herein by reference.

In particular, the RM\_TYPE field 1502 controls the maximum number of DMA engines that may be assigned to process a given transaction. The RM\_TYPE field 1502 may be 2-bits long. —

-- The IO7 400 utilizes a credit-based flow control system to communicate with its respective EV7 processor 202. In particular, for each of the Read I/O, Write I/O, Request, Block Response and No Block Response virtual channels, the MUX has a corresponding credit buffer. If the MUX has a packet to be transmitted on the Request channel, it first checks to see if there is at least one credit in the Request channel credit buffer against which to "charge" this packet. If a credit exists, then the IO7 knows [assumes] that the EV7 processor 202 has sufficient buffer space to store the packet. Accordingly, the MUX decrements the Request channel credit buffer by "1" (i.e., the number of messages to be sent) and sends the message. If there are no Request channel credits, the MUX must wait until at least one Request credit is received from the EV7 processor 202 before sending the message. —

On page 12, the paragraph starting with "Specifically":

On page 10, the second full paragraph:

-- Specifically, as described above, each IO7 400 includes a POx\_CTRL control register 1500 (Figs. 11A-C) that contains information utilized by the IO7 400 when it is initialized. The POx\_CTRL register 1500 preferably includes a UPE\_ENG\_EN field

1504 (Fig. 10C). The UPE ENG EN field 1504 preferably includes at least one bit for each DMA engine at the IO7 400. In the preferred embodiment, each IO7 400 has twelve DMA engines. Accordingly, the UPE ENG EN field 1504 has twelve DMA engine enable bits. [When the IO7 400 is initialized, it reads the Pox CTRL control register 1500, including the UPE ENG EN field 1504 and, among other things, starts and runs a DMA engine for each DMA engine enable bit that is asserted.] Only UPE engines that are enabled in UPE ENG EN can be used to process DMA transactions. In this way a user can program the number of DMA engines (up to some maximum, e.g., twelve) that are enabled [started] and run at a given IO7 400. If an EV7 processor 202 is to be hot swapped a user, operating through system software or firmware, preferably de-asserts all twelve DMA engine enable bits of the IO7 400 coupled to the EV7 202 that is to be removed. That is, the user sets all bits of the UPE ENG EN field 1504 of the respective POx CTRL control register 1500 to "0". In response, the IO7 400 stops allocating DMA engines for new transactions, thereby stopping the IO7 400 from commencing new transactions. When a DMA engine that was in use is subsequently disabled, it nonetheless completes the pending or existing transaction(s) that were assigned to it. -On page 12 the last paragraph that runs onto page 13:

-- In addition to stopping the IO7 400 from initiating any new transactions by disabling its DMA engines, the user also causes any data stored in the IO7's WCs 462, RCs 464 and TLBs 466 to be invalidated, whether that data is coherent or not. To facilitate this operation, among other reasons, the IO7 400 further includes a POx\_CACHE\_CTL register at each port 460, which governs the operation of the WC 462 and RC 464 at that

port 460. Fig. 12 is a schematic block diagram of a preferred format of a POx\_CACHE\_CTL register 1700. The POx\_CACHE\_CTL register 1700 includes a UPE\_FLUSH\_CACHE field 1702, which may be 1-bit. If asserted, the UPE\_FLUSH\_CACHE field 1702 causes the IO7 400 to flush all coherent and non-coherent data stored in the WC 462 and RC 464 for that port 460. Accordingly, as part of the hot swapping of an EV7 processor 202, the user also asserts the flush bit of each port's cache status and control register. In response, the IO7 400 invalidates the contents of all of its WCs 462 and RCs 464; and for each entry of the WCs 462 and RCs 464, the IO7 400 relinquishes ownership of each entry [returns Victim or VictimClean messages to the directory depending, among other things, on the ownership status of the invalidated data]. --

On page 13, the first full paragraph:

-- For each of its TLBs 466, the IO7 400 preferably includes a translation invalidate all (TBIA) register. If the TBIA register contains any value, including all zeros, the IO7 400 preferably responds by flushing the contents of the respective TLB 466. Accordingly, as part of the hot swapping of an EV7 processor 202, the user also writes any value to each TBIA register of the affected IO7 400. In response, the IO7 400 invalidates the contents of all of its TLB's and relinquishes ownership of each TLB entry [sends VictimClean messages to the directory 380]. --